Download PDF by : 1076.6-1999 IEEE Standard for VHDL Register Transfer Level

ISBN-10: 0738118192

ISBN-13: 9780738118192

A customary syntax and semantics for VHDL sign up move point (RTL) synthesis is outlined. The subset of IEEE 1076 (VHDL) that's compatible for RTL synthesis is outlined, besides the semantics of that subset for the synthesis area.

Show description

Read or Download 1076.6-1999 IEEE Standard for VHDL Register Transfer Level (RTL) Synthesis PDF

Similar nonfiction_1 books

Additional info for 1076.6-1999 IEEE Standard for VHDL Register Transfer Level (RTL) Synthesis

Example text

All rights reserved. 2 Relational operators No restriction. 1). 4 Adding operators No restriction. 5 Sign operators No restriction. 3-1997 The / (division), mod, and rem operators shall be supported only when both operands are static or when the right operand is a static power of two. 7 Miscellaneous operators Supported: — — ** (exponentiation) operator abs operator The ** (exponentiation) operator shall be supported only when both operands are static or when the left operand has the static value of two.

1. 1 Expressions expression ::= relation { | relation { | relation { | relation [ | relation [ | relation { and relation } or relation } xor relation } nand relation ] nor relation ] xnor relation } relation ::= shift_expression [ relational_operator shift_expression ] shift_expression ::= simple_expression [ shift_operator simple_expression ] simple_expression ::= [ sign ] term { adding_operator term } term ::= factor { multiplying_operator factor } 38 Copyright © 2000 IEEE. All rights reserved.

All rights reserved. 2 Operators logical_operator ::= and | or | nand | nor | xor | xnor relational_operator ::= = | /= | < | <= | > | >= shift_operator ::= sll | srl | sla | sra | rol | ror adding_operator ::= + | - | & sign ::= + | multiplying_operator ::= * | / | mod | rem miscellaneous_operator ::= ** | abs | not Supported: — — — — — — Logical_operator Relational_operator Adding_operator Sign Multiplying_operator Miscellaneous_operator Not supported: — — xnor operator Shift_operator Copyright © 2000 IEEE.

Download PDF sample

1076.6-1999 IEEE Standard for VHDL Register Transfer Level (RTL) Synthesis


by Christopher
4.4

Rated 4.24 of 5 – based on 17 votes